Analytic Study of Undetectable Bridging Faults in Combinational Circuits

نویسنده

  • Ion I. BUCUR
چکیده

Physical faults include bridging faults, break (open) faults, transistor stuck-on and transistor stuck-off. Compared to traditional gate-level stuck-at faults, physical faults more closely represent realistic faults appearing at the gate level and transistor level. Analytical modelling for such faults, used for design and testability, is still a new and emerging area. Undetectable bridging faults belong to hard to detect faults class and can invalidate several sets of tests designed for classical stuck-at faults. This work defines an analytical characterization for undetectable bridging faults using discrete analysis mathematical approach.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

IDDQ Measurement Based Diagnosis of Bridging Faults in Full Scan Circuits

An algorithm for diagnosing two node bridging faults in static CMOS combinational circuits(full scan circuits) is presented. This algorithm uses results from I DDQ testing. The bridging faults considered can be between nodes that are outputs of a gate or internal nodes of a gates. Experimental results on all the ISCAS89 circuits show that I DDQ measurement based diagnosis using a small number o...

متن کامل

Voting model based diagnosis of bridging faults in combinational circuits

A novel algorithm for diagnosing all two-line single bridging faults in combinational circuits is presented. It uses the accurate voting model to model bridging faults. SOPS, a compact data structure is used to represent the set of possible faults. This makes the algorithm space eecient. A set of rules is used to reduce the fault list. These rules are based on stuck-at fault simulation, making ...

متن کامل

On IDDQ Measurement Based Analysis of Bridging Faults in CMOS Circuits1

An algorithmic paradigm for I DDQ measurement based analysis that target all two node bridging faults (BFs) in CMOS circuits is presented. In contrast to the pessimistic criteria used in our prior work, here we use the criteria for identifying I DDQ tests proposed in the literature by other researchers. Algorithms for simulation, diagnosis and I DDQ subset selection of BFs in combinational circ...

متن کامل

Accurate Fault Modeling and Fault Simulation of Resistive Bridges

This paper presents accurate fault models, an accurate fault simulation technique, and a new fault coverage metric for resistive bridging faults in gate level combinational circuits at nominal and reduced power supply voltages. We demonstrate that some faults have unusual behavior, which has been observed in practice. On the ISCAS85 benchmark circuits we show that a zero-ohm bridge fault model ...

متن کامل

Detecting Fabrication Faults in C-elements

C-elements are used widely in asynchronous VLSI circuits. Fabrication faults in some C-elements can be undetectable by logic testing. Testable designs of static CMOS Celements are given in this paper which provide for the detection of single line stuck-at and stuck-open faults. We show that driving the feedback transistors in the proposed testable static C-element transforms its sequential func...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2007